

01-12-00

A

01/11/00
Jc490 U.S. PTO

Jc525 U.S. PTO
09/481246
01/11/00

**NEW UTILITY APPLICATION REQUEST
TRANSMITTAL UNDER 37 C.F.R. §1.53(b)**

Docket No:P3520

CERTIFICATE OF EXPRESS MAILING

"Express Mail" mailing label number: **EL178094754US**
Date of Deposit: **January 11, 2000**

I hereby certify that the following Correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service pursuant to 37 C.F.R. §1.10 on the date indicated above in an envelope addressed Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

Jan L. Mellen
Jan L. Mellen

Assistant Commissioner of Patents
Box Patent Application
Washington, DC 20231

This is a request for a filing of a new utility patent application under 37 C.F.R. §1.53(b) for the following:

Inventor(s): Mu-Jing Li

Title: METHOD AND SYSTEM FOR ENSURING CONSISTENCY OF DESIGN RULE APPLICATION IN A CAD ENVIRONMENT

Enclosures

- 29 Pages of Specification, including claims and abstract
- 5 Sheets of Formal Drawing(s)

- ☒ Declaration and Power of Attorney
- ☒ Assignment(s) of the Invention and Assignment Recordation Cover Sheet
- ☐ Small Entity Statement
- ☐ PTO 1449 and a copy of each cited reference
- ☒ Return Receipt Postcard
- ☐ Other:

Filing Fees

Claims as Filed					
	Claims Filed	Basic Fee Allowance	Number of Extra Claims	Rate	Fees Due
Basic Fee 37 CFR §1.16(a)					\$690.00
Total Claims (37 CFR §1.16(c))	20	- 20 =	0 X	\$18.00 =	\$ 0.00
Independent Claims (37 CFR §1.16(b))	6	- 3 =	3 X	\$78.00 =	\$ 234.00
Reduction by 50% for filing by small entity					\$ 0.00
Assignment Recording Fee					\$ 40.00
Total Filing Fee					\$ 964.00

Payment

- ☒ Check in the amount of the total filing fee is enclosed.
☐ Charge Account No. 02-3038 in the amount of the total filing fee.
A duplicate of this transmittal is attached.

Authorization to Charge Additional Fees

- ☒ The Commissioner is hereby authorized to charge any additional fees incurred under 37 C.F.R. §1.16, §1.17 and §1.18 required by this paper and during the entire pendency of this application to Account No. 02-3038.

Correspondence Address

Please forward all correspondence to
Bruce D. Jobse, Esq. at the address of customer no:

021127



Bruce D. Jobse

Date: 1/11/00

Bruce D. Jobse, Esq. Reg. No. 33,518
KUDIRKA & JOBSE, LLP
Customer Number 021127
Tel: (617) 367-4600 Fax (617) 367-4656

PATENT

Docket No.: P3520

Inventor: Mu-jing Li

**METHOD AND SYSTEM FOR ENSURING CONSISTENCY
OF DESIGN RULE APPLICATION IN A CAD ENVIRONMENT**

METHOD AND SYSTEM FOR ENSURING CONSISTENCY OF DESIGN RULE APPLICATION IN A CAD ENVIRONMENT

5

FIELD OF THE INVENTION

This invention relates generally to Computer Aided Design (CAD) tools, and, more particularly, to a method and system for ensuring consistency of design rules in a CAD environment.

10

BACKGROUND OF THE INVENTION

Computer aided design tools are utilized on a wide scale in many research and development environments to design electrical, mechanical, chemical and/or other types of products. In the field of semiconductor design, such CAD tools help designers implement complex circuit architectures into a semiconductor products. Such CAD tools are used for system level design, custom integrated circuit design tools, deep submicron design, logic design and verification, and PCB, package and interconnect design. A popular set of CAD tools, referred to as the Opus CAD design environment, is commercially available from Cadence Design Systems, Inc. of San Jose, CA. In the Opus CAD design environment, the physical design of an integrated circuit depends on a set of design rules. The design rules are often determined inherently from the type of semiconductor fabrication technology, e.g., CMOS, NMOS, PMOS, etc. which is being utilized to implement the integrated circuit. Design rules typically define physical parameters and relationships such as minimum area, diagonal width, diagonal space, etc., of a physical entity in an integrated circuit. Throughout the development and design of an integrated circuit, such design rules are referenced directly and indirectly by both commercial CAD design tools and custom designed tools developed in-house by the designers. Such custom designed tools may be used to create designs, check designs for rule violations, or to preprocess/post process a design to/from other design tools. A subset of all the design rules in the Opus environment are stored in an internal file referred to as a "technology" file. The technology file is used internally by the Opus CAD tool products.

5

20

25

SUMMARY OF THE INVENTION

30

statements indirectly reference the global design rule definition file through a technology file to which the CAD tool programs are initialized. When a design rule change occurs, only the global design rule definition file needs to be modified. The CAD tool programs are automatically updated to the new design rule changes.

5 According to one aspect of the invention, in a computer-aided design environment, a method for ensuring consistency of design rule application among a plurality of CAD tool programs, each design rule defining a design characteristic, comprises: (a) creating a global design rule definition file comprising at least one global variable having a design rule characteristic assigned thereto; (b) providing a technology
10 file containing a reference to the global variable; (c) initializing one of the CAD tool programs which utilizes the global variable with the technology file reference to the global variable; and (d) conforming the CAD tool program to modifications in the design rule. In one embodiment of the invention, the method further comprises redefining the value of the global variable in the global design rule definition file in accordance with
15 modifications to the design rule. In another embodiment of the invention, the method further comprises determining whether any modifications have occurred.

According to another aspect of the invention, a system for ensuring consistency of design rule application among a plurality of CAD tool programs comprises: (a) a global design rule definition file including at least one global variable having a design
20 rule characteristic assigned thereto; (b) a technology file containing a reference to the global variable; (c) at least one CAD tool programs which utilizes the global variable; and (d) means for ensuring that the CAD tool program utilizes the current design rule changes. In one embodiment of the invention, the means for ensuring comprises means for initializing the CAD tool program which utilizes the global variable with the
25 technology file reference to the global variable.

According to another aspect of the invention, a computer program product for use with a computer system comprises a computer usable medium having program code embodied in the medium, the program code comprising (a) program code for defining in a global design rule definition file at least one global variable having a design
30 rule characteristic assigned thereto; (b) program code defining a technology file

Figure 4 is a conceptual diagram of a technology file containing the design rules for a particular CAD design;

Figures 5A-B are conceptual diagrams illustrating the relationship therebetween the various elements of the CAD environment in accordance with the present invention;

Figure 6 is a flowchart illustrating the method of ensuring consistency of design rule application among a plurality of CAD tools in accordance with the present invention.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

Figure 1 illustrates the system architecture for a computer system 100 such as a Sun SparcStation 5 workstation, commercially available from Sun Microsystems of Palo Alto, CA, on which the invention may be implemented. The exemplary computer system of Figure 1 is for descriptive purposes only. Although the description may refer to terms commonly used in describing particular computer systems, such as an IBM Aptiva personal computer, the description and concepts equally apply to other systems, including systems having architectures dissimilar to Figure 1.

Computer system 100 includes a central processing unit (CPU) 105, which may be implemented with a conventional microprocessor, a random access memory (RAM) 110 for temporary storage of information, and a read only memory (ROM) 115 for permanent storage of information. A memory controller 120 is provided for controlling RAM 110. A bus 130 interconnects the components of computer system 100. A bus controller 125 is provided for controlling bus 130. An interrupt controller 135 is used for receiving and processing various interrupt signals from the system components.

Mass storage may be provided by diskette 142, CD ROM 147, or hard drive 152. Data and software may be exchanged with computer system 100 via removable media such as diskette 142 and CD ROM 147. Diskette 142 is insertable into diskette drive 141 which is, in turn, connected to bus 30 by a controller 140. Similarly, CD ROM 147 is insertable into CD ROM drive 146 which is, in turn, connected to bus 130 by controller 145. Hard disk 152 is part of a fixed disk drive 151 which is connected to bus 130 by controller 150.

User input to computer system 100 may be provided by a number of devices. For example, a keyboard 156 and mouse 157 are connected to bus 130 by controller 155. An audio transducer 196, which may act as both a microphone and a speaker, is connected to bus 130 by audio controller 197, as illustrated. It will be obvious to those
5 reasonably skilled in the art that other input devices, such as a pen and/or tabloid may be connected to bus 130 and an appropriate controller and software, as required. DMA controller 160 is provided for performing direct memory access to RAM 110. A visual display is generated by video controller 165 which controls video display 170. Computer system 100 also includes a network interface 190 which allows the system to
10 be interconnected to a local area network (LAN) or a wide area network (WAN), schematically illustrated by bus 191 and network 195.

Operation of computer system 100 is generally controlled and coordinated by operating system software, such as the Solaris operating system, commercially available from Sun Microsystems, the UNIX® operating system, commercially available
15 from The Open Group, Cambridge, Massachusetts, the OS/2® operating system, commercially available from International Business Machines Corporation, Boca Raton, Florida, or the Windows NT operating system, commercially available from MicroSoft Corp., Redmond, WA.

The operating system controls allocation of system resources and performs tasks
20 such as processing scheduling, memory management, networking, and I/O services, among things. In particular, an operating system resident in system memory and running on CPU 105 coordinates the operation of the other elements of computer system 100.

25 **CAD Environment**

Figure 2 is a conceptual block diagram of a CAD environment in which the present invention is implemented. Specifically, the CAD environment comprises a global design rule definition file 200, a technology file 202, one or more programmable
30 cells 204A-N, a physical design database 206, one or more custom CAD applications 208A-N, initialization programs 210 and other miscellaneous, nonnative design

applications 212A-N. Also shown is a verification tool 214 and verification tool rules file 216. The various components of the CAD design environment illustrated in Fig. 2 are described in greater detail hereinafter. The elements of the CAD environment illustrated in Fig. 2 collectively enable designers to physically model and design products, such as integrated circuits. Not all of the elements of the CAD environment described herein are necessary for the implementation of the present invention.

One or more of the elements within the CAD environment may be designed and/or operate according to the native language of the commercial CAD product environment, such as the OPUS CAD environment, as in the illustrative embodiment.

Many programs and entities within the OPUS CAD environment are native to the SKILL programming language. The SKILL language is a high level programming language containing operators and primitives which are useful for designing CAD tools and applications. SKILL is the native language of most Opus tools including DIVA, the on line verification tool of Opus, commercially available from Cadence Design Systems, Inc. SKILL is used to develop custom CAD tools inside the Opus CAD environment, by Cadence products internally, and outside the Opus CAD environment by designers. If a CAD tool is a native SKILL tool variables can be passed directly through the tool interface. If a tool is a non-native SKILL tool, variables can not be accepted directly through the tool interface. Instead, a translation entity, such as described hereinafter, must be used to format the variables into the language of the non-native CAD tool.

Global Design Rules File

In the illustrative embodiment, global design rule definition file 300 is created to define the relationship between a global variable and a design rule. This global design rule definition file 300 is used to bridge the design rule with the native SKILL CAD tools, so that the CAD design environment is synchronized with the design rules. The global design rule definition file 300 may be implemented as a text format SKILL program containing series of assignment statements to set the design rule values to variables, i.e. the design rules may be represented by a series of SKILL program statements.

A conceptual diagram of a global design rule definition file 300 is illustrated in Fig. 3. Global design rule definition file 300 comprises a Naming Convention section 312, which sets forth the variable name conventions. The variable names may be chosen to reflect the nature of the design rule so that user may easily understand the meaning of a global variable name. Global design rule definition file 300 further comprises at least one Assignment Section 314A, containing a series of assignment statements which set the design rule values to variables.

A sample global design rule definition file is set forth below. Each line of the Assignment Section of the global design rule definition file represents a design rule:

Naming Convention

```

/*****
* Space      -- To
* Enclosure  -- Over
* Channel    -- Chnl
* Extension  -- Extn
* Internal   -- Int
* External   -- Ext
* Unrelated  -- Unrla
* Related    -- Rela
* Maximum    -- Max
* Minimum    -- Min
* Orthogonal-- Orth
* Substrate  -- Sub
* Coincident -- Coin
*****/

```

Assignment Section

```

NwelWidth = 1.48           ; 1.1 Width
NwelToNwel = 1.48          ; 1.2 Space
NwelIntOverPActiv = 0.50   ; 1.3 Enclosure internal P+ Active
NwelExtToNActiv = 0.50     ; 1.4 Space external N+ Active

```

	NwelOverActvNwelTap = 0.26	; 1.5 Enclosure Active N+ well tap
	NwelToActvPSubTap = 0.74	; 1.6 Space to Active P+ substrate tap
	NwelCoinNwelTap = 0.00	; 1.7.1 Coincident N+ well tap
	NwellOverNwelTap = 0.50	; 1.7.2 Enclosure N+ well tap
5	NwelToPSubTap = 0.50	; 1.8 Space P+ substrate tap
	M1Width = 0.36	; 5.1 Width
	M1ToM1 = 0.34	; 5.2 Space
	M1ToM1Wide = 0.72	; 5.3 Space for m1 width >= 7.0
	M1OverContOrthToM1OverCont = 0.24	; 5.4 Orthogonal space cont to cont, enclosure
10	M1OverCont = 0.10	; 5.5.1 cont side enclosure
	M1OverContEnd = 0.10	; 5.5.2 cont end enclosure
	M1WideOverCont = 0.30	; 5.5.3 Wide m1(> 7.0) enclosure of cont
	M1MinArea = 0.52	; 5.6 Minimum area
	M1DiagonalWidth = 0.46	; 5.7 Diagonal width
15	M1DiagonalToM1 = 0.44	; 5.8 Diagonal space

Where the physical layout of the circuit design includes more than one layer, the global design rule definition file 300 may comprise additional assignment sections 314B-N, having assignment statements which correspond to a different layer of the physical layout of the circuit design.

Technology file

The Technology file, referred to in the Cadence CAD environment as the "Opus dfll technology file," and referred to herein as "technology file", contains design technology information, including part of the design rules. The Opus dfll technology file is compiled to bind to each design library and is used by Opus internal tools to set certain default values to ensure that the circuit geometries are created correctly, as explained herein. A conceptual diagram of a technology file 400 is illustrated in Fig. 4. Technology file 400 comprises design rule section 410, verification tool design rule file 412, and a miscellaneous data section 414. Section 410 contains data defining the design rules for the technology. Section 412 contains a design rule check (drcExtract) file. An extract file is a utility used to create devices based on physical design. In the

drcExtract file global variables are used to create the drc rules. For example, part of a *drcExtract* file can be written as follows:

```

5  drc( nwel notch < NwelToNwel "min nwel space R1.2" )
    drc( nwel width < NwelWidth "min nwel width R1.1" )
    drc( nwel sep < NwelToNwel "min nwel space R1.2" )
    drc( nwel pmt enc < NwelIntOverPActv "min nwell over act R1.3" )
    drc( nwel nmt sep < NwelExtToNActv "min nwell space to act R1.4" )
10 drc( nwel ntap enc < NwelOverActvNwelTap "min nwell over ntap R1.5" )
    drc( nwel ptap sep < NwelToActvPSubTap "min nwell space to act R1.6" )
    rntap = geomAndNot( nwel tap )
    drc( rntap width < NwellOverNwelTap "min nwell over tap R1.7.2" )
    drc( nwel tap sep < NwelToPSubTap "min nwell space to p+ tap R1.8")

```

Note that the drc rules do not contain actual values but instead reference the global variables defined in the global design rule definition file. Accordingly, a part of technology file indirectly contains design rules. Variables defined in the global design rule definition file 200 are not passed directly into a tool program, but are passed indirectly through the technology file since the values in the technology file for layer width and spacing, etc., are defined by the global variables from global design rule definition file 200. Not all the design rules are contained within technology file, particularly the design rules related to fabrication.

The technology file for Opus environment also contains display information, layer definition, and cellView definitions such as layout, schematic or symbol data. Such information is needed either to represent the design on the screen or for some simulation purposes and is typically unrelated to design rules. This information is maintained in section 414 of technology file 400.

In the illustrative embodiment, a programmable cell (pcell) is a SKILL program which uses design rule information to create geometries for different size of devices. A

SKILL pcell is designed to rely on the technology file of a library. The pcell is created by a program which references certain design rules through the compiled technology file of the library.

Verification tool 214 and verification tool rules file 216 may be implemented with
5 DIVA, a design rule check utility product commercially available from Cadence Design Systems, Inc., DIVA is used to verify a physical design data or derive the result of certain logical operations among geometries on the same or different layers of an integrated circuit design. In design flow development, it is common to write a DIVA rules file 216 to get resultant geometries from some logical operations on geometries of
10 certain layers. Opus verification tools, such as DIVA, use their respective drc rules files to verify if a physical design meets each of the drc design rules. The drcExtract files 412, previously defined, are used as input command files for DIVA and instruct DIVA to perform certain tasks. A drcExtract file may be loaded as part of the technology file 400 or as needed. When only the drcExtract file 412 is loaded, only the drcExtract file is redefined. The remainder of the technology file 400 remains unchanged. Drc extract files may be kept as a separate file for easy maintenance.

CAD Tools

CAD tools typically perform a specific function related to a design. Such tools
20 can be written in the CAD environment, e.g. SKILL, or in a non-native language. An example of a native SKILL CAD program (CreateSramVia) which uses the global variables to create vias is set forth as follows:

```
25 procedure(CreateSramVia(cv v_cv shape via out_file wide_f)
  prog((box pt llx lly urx ury obj ccx ccy width height
    wide vw vv movx movy ebox xy obj_l)

  box = shape~>bBox
  pt = car(box)
  30 llx = xCoord(pt)
  lly = yCoord(pt)
  pt = cadr(box)
  urx = xCoord(pt)
  ury = yCoord(pt)
```

```
width = abs(urx - llx)
height = abs(ury - lly)
```

```
case(via
5   ("v1"
    if(wide_f then
        movx = max(M1WideOverV1 M2WideOverV1)
        movy = max(M1WideOverV1 M2WideOverV1)
    else
10      movx = max(M1OverV1 M2OverV1)
        movy = max(M1OverV1 M2OverV1)
    )
    vw = V1Width
    vv = V1ToV1
15  )
    ("v2"
    if(wide_f then
        movx = max(M2WideOverV2 M3WideOverV2)
        movy = max(M2WideOverV2 M3WideOverV2)
    else
20      movx = max(M2OverV2 M3OverV2)
        movy = max(M2OverV2 M3OverV2)
    )
    vw = V2Width
    vv = V2ToV2
25  )
    ("v3"
    if(wide_f then
        movx = max(M3WideOverV3 M4WideOverV3)
        movy = max(M3WideOverV3 M4WideOverV3)
    else
30      movx = max(M3OverV3 M4OverV3)
        movy = max(M3OverV3 M4OverV3)
    )
    vw = V3Width
    vv = V3ToV3
35  )
)
ccx = llx + movx
40  while(ccx + vw < urx - movx + 0.000001
    ccy = lly + movy
    while(ccy + vw < ury - movy + 0.000001
        box = list(ccx:ccy ccx+vw:ccy+vw)
        xy = ccx+vw/2:ccy+vw/2
45      ebox = ExpandABox(box vv-0.01)
```

```

    if(!dbGetOverlaps(cv ebox via 20) then
        obj = dbCreateInst(cv v_cv nil xy "R0")
        obj~>DrawMetal = nil
        dbReplaceProp(obj "SramPwr" "string" "yes")
5      )
      ccy = ccy + vw + vv
    )
    ccx = ccx + vw + vv
  )
10  if(shape~>objType == "polygon" then
    CleanViaInPolygon(cv via shape wide_f)
  )
  if(out_file then
    xy = nil
15    if(shape~>objType == "polygon" then
      obj_1 = dbProduceOverlapInst(cv shape~>bBox)
      if(obj_1 then
        obj = car(obj_1)
        xy = FindBoxCenter(obj~>bBox)
20      )
      else
        xy = FindBoxCenter(shape~>bBox)
      )
    if(xy then
25      fprintf(out_file "%s %.2f %.2f\n" via xCoord(xy) yCoord(xy))
    )
  )
)
)
)
30

```

In the above illustrated example of a native SKILL CAD program global variables from a global design rule file are utilized instead of the actual numeric values of the design rules. The above example is for illustrative purposes and should not be considered limiting.

35 Tools utilizing design rules other than Cadence dfl tools can also build their technology files dependent on the global design rule definition file 200. The global design rule definition file 300 is a plain text file, although in SKILL format in the illustrative embodiment. Accordingly, other CAD tools may easily read and parse the global design rule definition file 200. This is particularly useful for custom designed

40 CAD tools which are not native SKILL programs, such as nonnative design tools and

applications 212A-N in the illustrative embodiment. As an example, an initialization program 214 (ParseSkillRules.il) uses global design rule definition file 200 as an input file and generates two output files used by the technology file 202 and Calibre, a verification tool commercially available from Mentor graphics Inc., respectively.

Specifically, as for the first output file, ParseSkillRules.il reads and parses global design rule definition file 300 and generates the first output file in a temporary directory. ParseSkillRules.il then transparently loads the first output file to the technology file 202 (Opus 4.4 technology file) to create the illusion for the non-SKILL CAD tool user that the global design rule definition file 300 (SkillDesignRules.il) was referenced directly. The second output file is included in all the Calibre rule definition files to define the variables therein. The following is a code listing of the ParseSkillRules.il program which performs the above-identified process:

```

procedure(ParseSkillRules()
5  prog((file in_file filename out_file line s_1 filename1 out_file1 comment c_1)

    file = sprintf(nil "%s/SkillDesignRules.il" DFII_TECH_DIR)
    in_file = infile(file)
    if(!in_file then
20      printf("ERROR: Unable to open %s\n" file)
      return(nil)
    )
    filename = sprintf(nil "%s/tech_dir/techParams.tf" DFII_TECH_DIR)
    out_file = outfile(filename)
25  if(!out_file then
      printf("ERROR: Unable to open %s\n" filename)
      return(nil)
    )
    filename1 = sprintf(nil "%s/tech_dir/techParams.calibre" DFII_TECH_DIR)
30  out_file1 = outfile(filename1)
    if(!out_file1 then
      printf("ERROR: Unable to open %s\n" filename1)
      return(nil)
    )
35  fprintf(out_file "techParams(\n")
    while(gets(line in_file)
      s_1 = parseString(line)
      if(nth(1 s_1) == "=" then

```

```

    fprintf(out_file " (%s %s)\n" nth(0 s_1) nth(2 s_1))
    comment = index(line ";")
    if(comment then
        comment = substring(comment 2 strlen(comment)-1)
5      c_1 = parseString(comment)
        comment = buildString(c_1)
    else
        comment = ""
    )
10    fprintf(out_file1 "VARIABLE %s %s // R%s\n"
        nth(0 s_1) nth(2 s_1) comment)
    )
    )
    fprintf(out_file ")\n")
15    close(in_file)
    close(out_file)
    close(out_file1)
    load(filename)
    )
20 )
    ParseSkillRules()

```

The rules definition file for Calibre, including the file generated by the above program, is an example of a non-SKILL tool 212A-N. For the other CAD tools, especially for new generation tools, a script file can be written to parse the SkillDesignRules.il in a manner similar to the above program. The following is an excerpt from the second output file to be included in the Calibre rule definition file:

```

30 VARIABLE NwelWidth 1.48 // R1.1 Width
    VARIABLE NwelToNwel 1.48 // R1.2 Space
    VARIABLE NwelIntOverPActv 0.50 // R1.3 Enclosure internal P+ Active
    VARIABLE NwelExtToNActv 0.50 // R1.4 Space external N+ Active
    VARIABLE NwelOverActvNwelTap 0.26 // R1.5 Enclosure Active N+ well tap
35 VARIABLE NwelToActvPSubTap 0.74 // R1.6 Space to Active P+ substrate tap
    VARIABLE NwelCoinNwelTap 0.00 // R1.7.1 Coincident N+ well tap
    VARIABLE NwelOverNwelTap 0.50 // R1.7.2 Enclosure N+ well tap
    VARIABLE NwelToPSubTap 0.50 // R1.8 Space P+ substrate tap

```

40 If techParams.calibre is the file name, in the Calibre rule definition file, the following line will cause all the variables to be defined:

INCLUDE \$DFII_TECH_DIR/tech_dir/techParams.calibre // define rule variable

The physical design database 206 stores the data which represents the physical characteristics of the designed entity, e.g. the integrated circuit or a portion thereof. The physical design data in database 206 is organized into one or more libraries. Each library, in turn, may contain one or more cells. Each cell, in turn, may contain one or more views. The physical design is known as a cellView layout and serves as the atomic element from which designer's work on a design. Each library within database 206 may have a special technology file associated therewith. Alternatively, several libraries may share the same technology file. Database 206 may be implemented with any number of commercially available database products. The structure and function of physical design database 206 is well within the scope of those reasonably skilled in the arts and will not be described in greater detail herein.

Process Description

In Fig. 5A, the relationship between global design rule definition file 200, technology file 202, native CAD tool programs 208 and custom developed SKILL CAD tools 205, is illustrated with the processes with which relate these files and programs together, shown conceptually as arrows. Custom developed SKILL CAD tools, typically developed in-house, may access the values of the global variables in file 200 directly. Other native CAD tools 208 reference the global variables within file 200 through technology file 202 in a manner as described herein.

Fig. 5B illustrates the relationship between global design rule definition file 200, technology file 202, translator program 207 and a non-native CAD tool 212, with the relationships between the respective files and tools illustrated conceptually as arrows. If a non-native technology file 202 can not accept a SKILL variable directly, a program 207 translates the global design rule definition file 202 into the non-native CAD tool technology file 202 in the manner previously described to supply the non-native CAD tools 212 or other application programs with the appropriate design rule data.

Fig. 6 illustrates a flow chart of a process for ensuring consistency of designable applications in a CAD environment in accordance with the present invention. First, a set of design rules defining the physical limitations of the technology with which the design is to be implemented is provided, as illustrated by procedural step 600 of Fig. 6.

Typically, the design rules will be defined in a file or files which define specific physical quantities for the physical characteristics of a particular fabrication technology. For example, the width of depth of a path of metal on a substrate. It will be appreciated that such design rules will vary greatly according to the technology used to implement a device. Next, in accordance with the invention, a global design rule definition file 200 is defined in which specific values for design rules of a particular technology are assigned to a global variable, as described with reference to section 314 of Fig. 3, and as illustrated in procedural step 602. If a CAD tool is native, i.e. developed in the same language as the global variables are defined in the global design rule definition file 200, the CAD tool accesses the values of the global variables in file 200 directly, as illustrated in step 610, without further need for translation or compilation of a technology file 202. In this case when a global variable is redefined in the global design rule definition file 200 the native CAD tools will directly access the updated variable.

All other CAD tools utilize the technology file to ^{indirectly} ~~individually~~ reference the global variables of site 200. Next, the global variables defined in the global design rule definition file 200 are referenced by the technology file 202, as illustrated in procedural step 604. Loading of the global design rule definition file into the technology file occurs through a process of linking, compilation and or translating, as described hereafter. The technology file is made available for compilation or binding to one or more CAD design tools which contain program statements including one or more of the global variables.

In a CAD design environment, such as one which uses Opus 4.3 version, before any function is loaded, the global definition file 200 which contains SKILL assignment statements is loaded into the technology file using a utility file, so the variables are available for the whole environment, i. e. the variables can be used as a value. An exemplary utility file userTFModule() listed below contains commands to compile the technology file 202. When the userTFModule() is executed, the technology file 202 is

compiled. This process results in loading of the global variables from file 200 into the technology file 202.

```
procedure(userTFModule()
```

```
5 let((file)
```

```
file = sprintf(nil "%s/SkillDesignRules.il" DFII_TECH_DIR)
```

```
load(file)
```

```
10 file = sprintf(nil "%s/tech_dir/tfcDefineLayerPurpose.tf" DFII_TECH_DIR)
```

```
load(file)
```

```
file = sprintf(nil "%s/tech_dir/tfcDefineDisplay_display.tf" DFII_TECH_DIR)
```

```
load(file)
```

```
15 file = sprintf(nil "%s/tech_dir/tfcDefineView.tf" DFII_TECH_DIR)
```

```
load(file)
```

```
file = sprintf(nil "%s/tech_dir/tfcDefineLayerProp.tf" DFII_TECH_DIR)
```

```
load(file)
```

```
file = sprintf(nil "%s/tech_dir/tfcDefineDisplay_versatecc.tf"  
DFII_TECH_DIR)
```

```
load(file)
```

```
25 file = sprintf(nil "%s/tech_dir/drcExtractRules.tf" DFII_TECH_DIR)
```

```
load(file)
```

```
file = sprintf(nil "%s/tech_dir/lvsRules.tf" DFII_TECH_DIR)
```

```
load(file)
```

```
file = sprintf(nil "%s/tech_dir/CreateSymbolicDevice.tf" DFII_TECH_DIR)
```

```
load(file)
```

```
)
```

```
35 )
```

Alternatively, in a CAD environment, such as one which uses Opus 4.4, a user may specify parameters, e.g. techParameters, which can be used in the technology file 202 to translate the global design rule definition file into a non-native language format. The following exemplary utility file contains commands to compile the technology file 202, as set forth below:

```

controls(
  let((file)
    file = sprintf(nil "%s/tech_dir/ParseSkillRules.il" DFII_TECH_DIR)
5    load(file)
  )
)

layerDefinitions(
10  let((file)
    file = sprintf(nil "%s/tech_dir/layDefs_purpose.tf" DFII_TECH_DIR)
    load(file)
    file = sprintf(nil "%s/tech_dir/layDefs_layers.tf" DFII_TECH_DIR)
    load(file)
15  file = sprintf(nil "%s/tech_dir/layDefs_ppPriorities.tf" DFII_TECH_DIR)
    load(file)
    file = sprintf(nil "%s/tech_dir/layDefs_displays.tf" DFII_TECH_DIR)
    load(file)
    file = sprintf(nil "%s/tech_dir/layDefs_properties.tf" DFII_TECH_DIR)
20  load(file)
  )
);layerDefinitions

physicalRules(
25  let((file)
    file = sprintf(nil "%s/tech_dir/physicalRules.tf" DFII_TECH_DIR)
    load(file)
  )
);physicalRules

30 layerRules(
  let((file)
    file = sprintf(nil "%s/tech_dir/layerRules.tf" DFII_TECH_DIR)
    load(file)
35  )
)

);layerRules

devices(
40  tcCreateCDSDeviceClass()
  let((file)
    file = sprintf(nil "%s/tech_dir/symContactDevice.tf" DFII_TECH_DIR)
    load(file)
  )
45  ); devices

```

In the technology file 202, a command to execute SKILL program ParseSkillRules is inserted so as to execute itself right after loading. ParseSkillRules parses each line in the global design rule definition file 200 into the techParameter format, i.e. the format of the non-native CAD tool. For example, if the technology file 202 contains the assignments as set forth below:

```
V1Width = 0.32      ; 6.1 Size
V1ToV1 = 0.52      ; 6.2 Space
M1OverV1 = 0.10    ; 6.3.1 m1 enclosure(in straight lead)
M1WideOverV1 = 0.30 ; 6.3.2 Wide m1(>7.0) enclosure
V1ToCont = 0.0     ; 6.4 Space to cont
```

it will be translated to:

```
techParams(
  (V1Width 0.32)
  (V1ToV1 0.52)
  (M1OverV1 0.10)
  (M1WideOverV1 0.30)
  (V1ToCont 0.0)
)
```

Variables can then be obtained by a non-native CAD tool by executing the techParam() function. Below are several lines from an exemplary non-native CAD tool physicalRules.tf which uses the techParam() function to reference the values in file 200.

```
orderedSpacingRules(
;( rule          layer1 layer2  value )
;( ----          - - - - - - - - - - )
  ( minEnclosure   m1      v1     techParam("M1OverV1"))
  ( minWideEnclosure m1      v1     techParam("M1WideOverV1"))
  ( minEnclosure   m2      v1     techParam("M2OverV1"))
  ( minWideEnclosure m2      v1     techParam("M2WideOverV1"))
)
```

In the above example, the m1 over v1 property "minEnclosure" has been set to M1OverV1 which is the indirect from the global design rule definition file 200. This process is illustrated by step 606.

The CAD tools are next used in their intended manner to design an entity, e.g.,
5 an integrated circuit, in accordance with the design rules for the technology. If a change in the design rules occurs, such as a decision to implement a particular design in a different technology, as illustrated by decisional step 608, the definition of the global variables related to the design rules is redefined in a manner similar to step 602. In this manner, the design rules need only be changed in the global design rule definition file
10 200. Following the procedures previously outlined with regard to step 604-608, appropriate updating of the global design rule definition file 200 will result in synchronization of appropriate changes throughout the technology file and CAD tools within the design environment merely through referencing the current global variable either through the global design rule definition file or the technology file, as described
15 herein.

It is contemplated in the invention that each technology release is accompanied with its own technology file 202 and global design rule definition file 200 so the same tools can work on different technology releases.

Thus the whole design environment is synchronized with the design rules. In the
20 event one of the design rules changes, the user maintaining the technology file in most cases need only modify the global design rule definition file 200 for the rest of the CAD environment to utilize the design rule change.

A software implementation of the above described embodiment(s) may comprise a series of computer instructions either fixed on a tangible medium, such as a computer
25 readable media, e.g. diskette 142, CD-ROM 147, ROM 115, or fixed disk 152 of Figure 1, or transmittable to a computer system, via a modem or other interface device, such as network interface 190 connected to the network 195 over a medium 191. Medium 191 can be either a tangible medium, including but not limited to optical or analog communications lines, or may be implemented with wireless techniques, including but
30 not limited to microwave, infrared or other transmission techniques. The series of

computer instructions embodies all or part of the functionality previously described herein with respect to the invention. Those skilled in the art will appreciate that such computer instructions can be written in a number of programming languages for use with many computer architectures or operating systems. Further, such instructions may be stored using any memory technology, present or future, including, but not limited to, semiconductor, magnetic, optical or other memory devices, or transmitted using any communications technology, present or future, including but not limited to optical, infrared, microwave, or other transmission technologies. It is contemplated that such a computer program product may be distributed as a removable media with accompanying printed or electronic documentation, e.g., shrink wrapped software, preloaded with a computer system, e.g., on system ROM or fixed disk, or distributed from a server or electronic bulletin board over a network, e.g., the Internet or World Wide Web.

Although various exemplary embodiments of the invention have been disclosed, it will be apparent to those skilled in the art that various changes and modifications can be made which will achieve some of the advantages of the invention without departing from the spirit and scope of the invention. It will be obvious to those reasonably skilled in the art that other components performing the same functions may be suitably substituted. Further, the methods of the invention may be achieved in either all software implementations, using the appropriate processor instructions, or in hybrid implementations which utilize a combination of hardware logic and software logic to achieve the same results.

What is claimed is:

- 1 1. In a computer-aided design environment, a method for ensuring consistency of
2 design rule application among a plurality of CAD tool programs, each design rule
3 defining a design characteristic, the method comprising:
4 (a) creating a global design rule definition file including at least one global
5 variable having a design rule characteristic assigned thereto;
6 (b) providing a technology file containing a reference to the global variable;
7 (c) initializing one of the CAD tool programs which utilizes the global variable
8 with the technology file reference to the global variable; and
9 (d) conforming the CAD tool program to modifications in the design rule.
- 1 2. The method of claim 1 wherein (d) comprises:
2 (d.1) redefining the value of the global variable in the global design rule
3 definition file in accordance with modifications to the design rule;
- 1 3. The method of claim 2 wherein (d) further comprises:
2 (d.2) determining whether any modifications have occurred to the design rule.
- 1 4. The method of claim 1 wherein the CAD tool program and the global design rule
2 definition file are written in the same language.
- 1 5. The method of claim 1 wherein the CAD tool program and the global design rule
2 definition file are not written in the same language.
- 1 6. The method of claim 5 wherein the global design rule definition file is in a text
2 format and wherein (c) further comprises:
3 (c.1) translating the global variable into the language of the CAD tool program.
- 1 7. The method of claim 1 wherein (a) further comprises:

(a.1) creating a global design rule definition file comprising a plurality of global variables, each global variable having a design rule characteristic assigned thereto.

8. In a computer-aided design system having at least one memory and adhering to a plurality of design rules, each design rule defining a design characteristic, a system for ensuring consistency of design rule application among a plurality of CAD tool programs, the system having a memory and comprising:

- A. a global design rule definition file stored in the memory and including at least one global variable having a design rule characteristic assigned thereto;
- B. a technology file stored in the memory and containing a reference to the global variable;
- C. at least one CAD tool program stored in the memory and which utilizes the global variable; and
- D. means for ensuring that the CAD tool program utilizes the current design rule changes.

9. The system of claim 8 wherein the means for ensuring comprises:
means for initializing the CAD tool program which utilizes the global variable with the technology file reference to the global variable.

10. The system of claim 5 wherein the CAD tool program and the global design rule definition file are written in the same language.

11. The system of claim 8 wherein the CAD tool program and the global design rule definition file are not written in the same language.

12. The system of claim 11 wherein the global design rule definition file is in a text format and the system further comprises program code configured to translate the global variable into the language of the CAD tool program.

1 13. The system of claim 1 wherein the global design rule definition file comprises a
2 plurality of global variables, each global variable having a design rule
3 characteristic assigned thereto.

1 14. A computer program product for use with a computer system, the computer
2 system capable of executing computer-aided design programs, the computer
3 program product comprising a computer usable medium having program code
4 embodied in the medium, the program code comprising:

- 5 (a) program code for defining in a global design rule definition file at least one
6 global variable having a design rule characteristic assigned thereto;
- 7 (b) program code defining a technology file containing a reference to the
8 global variable;
- 9 (c) program code for initializing one of the CAD tool programs which utilizes
10 the global variable with the technology file reference to the global variable;
11 and
- 12 (d) program code for redefining the value of the global variable in the CAD
13 tool program in accordance with modifications to the design rule
14 characteristic assigned to the global variable in the global design rule
15 definition file.

1 15. A computer program product for use with a computer system, the computer
2 system capable of executing computer-aided design programs, the computer
3 program product comprising a computer usable medium having program code
4 embodied in the medium, the program code comprising:

- 5 A. program code for performing a computer-aided design function with a
6 value of a global variable representing a design rule characteristic;
- 7 B. program code for referencing the value of the global variable in a
8 technology file; and
- 9 C. program code for utilizing the value of the global variable received from
10 the technology file to perform the computer-aided design function.

- 1 16. In a computer-aided design system having a memory, a method for ensuring
2 consistency of design rule application among a plurality of CAD tool programs,
3 each design rule defining a design characteristic, the method comprising:
4 (a) creating a global design rule definition file in the memory, the global
5 design rule definition file including at least one global variable having a
6 design rule characteristic assigned thereto;
7 (b) providing at least one program statements within one of the CAD tool
8 programs which references a global variable within the global design rule
9 definition file; and
10 (c) conforming the CAD tool program to modifications in the design rule
11 characteristic.
- 1 17. The method of claim 1 wherein (c) comprises:
2 (c.1) redefining the value of the global variable in the global design rule
3 definition file in accordance with modifications to the design rule
4 characteristic;
- 1 18. A computer data signal embodied in a carrier wave:
2 A. program code for performing a computer-aided design function with a
3 value of a global variable representing a design rule characteristic;
4 B. program code for referencing the value of the global variable in a global
5 design rule definition file; and
6 C. program code for utilizing the value of the global variable received from
7 the global design rule definition file to perform the computer-aided design
8 function.
- 1 19. The system of claim 16 wherein the global design rule definition file comprises a
2 plurality of global variables, each global variable having a design rule
3 characteristic assigned thereto.

- 1 20. The system of claim 14 wherein the global design rule definition file comprises a
- 2 plurality of global variables, each global variable having a design rule
- 3 characteristic assigned thereto.

ABSTRACT

In a computer-aided design environment, a method for ensuring consistency of design rule application among a plurality of CAD tool programs contemplates the use of a global design rule definition file containing one or more global variables each having a specific design rule characteristic assigned thereto. The values of the global variables are passed ~~indirectly~~ ^{directly or indirectly} to CAD tool programs within the environment through a technology file which contains a subset of the design rules. Each time a CAD tool session is initialized, the current set of design rules are updated through the use of the technology file and the global design rule definition file. Subsequent modifications or changes of the design rules requires only changing the global design rule definition file to ensure synchronization of design rule application among the various CAD tools in the environment.

lmj
01/10/00




FIG. 1 (PRIOR ART)




Figure 5B




Figure 5A




Figure 3




Fig. 4




Figure 6

DECLARATION AND POWER OF ATTORNEY

Docket No. P3520

As a below-named inventor, I hereby declare that:

1. My residence, post-office address and citizenship are as stated below next to my name.
2. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD AND SYSTEM FOR ENSURING CONSISTENCY OF DESIGN RULE APPLICATION IN A CAD ENVIRONMENT,

the specification of which is attached hereto and identified by Docket No. P3520.

3. I have reviewed and understand the contents of the above-identified application specification, including the claims.
4. I acknowledge the duty to disclose all information known to me that is material to patentability as defined in 37 C.F.R. §1.56.

5. I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate or 365(a) of any PCT application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the appropriate box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed:

Application No.	Country	Filing Date	Priority NOT Claimed	Certified Copy Attached.
-----------------	---------	-------------	----------------------	--------------------------

☐☐

☐ Additional foreign application numbers are listed on a supplemental priority data sheet attached hereto

6. I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional applications listed below:

Application No.	Filing Date
-----------------	-------------

☐ Additional provisional application numbers are listed on a supplemental data sheet attached hereto

7. I hereby claim the benefit under 35 U.S.C. §120, of the United States Application(s) or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. §112, I acknowledge the duty to disclose all information which is material to patentability as defined in 37 C.F.R. §1.56, and which became available to me between the filing date of the prior application and the national or PCT international filing date of this application:

Application No.	Filing Date	Parent Patent No.
-----------------	-------------	-------------------

☐ Additional U.S. or PCT application numbers are listed on a supplemental data sheet attached hereto

8. I hereby appoint the following attorneys

Paul E. Kudirka
Bruce D. Jobse

Reg. No. 26,931
Reg. No. 33,518

Philip L. Conrad

Reg. No. 34,567

all of KUDIRKA & JOBSE, LLP, Two Center Plaza, Boston, MA 02108, jointly, and each of them severally, as its attorneys at law, with full power of substitution, delegation and revocation, to prosecute this application to register, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith, and

Kenneth Olsen

Reg. No. 26,493

Christine S. Lam

Reg. No. 37,489

Timothy J. Crean

Reg. No. 37,116

Anirma Rakshpal Gupta

Reg. No. 38,275

Robert S. Hauser

Reg. No. 37,847

Sean Patrick Lewis

Reg. No. 42,798

Joseph T. Fitzgerald

Reg. No. 33,881

Michael J. Schallop

Reg. No. 44,319

Alexander E. Silverman

Reg. No. 37,940

all of SUN MICROSYSTEMS, INC. 901 San Antonio Road, Palo Alto, CA, 94303, jointly, and each of them severally, as its attorneys at law, with full power of substitution, delegation and revocation, to prosecute this application to register, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith. Address all correspondence to

Paul E. Kudirka, Esq.

at the customer address of customer number **021127** and

telephone no. (617) 367-4600; facsimile number (617) 367-4656.



021127

PATENT TRADEMARK OFFICE

JC525 U.S. PTO
09/481246



01/11/00

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both under 18 U.S.C. §1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

First Inventor Name: Mu-Jing Li

Inventor's Signature:

Mu-Jing Li

Date: January 10, 2000

Citizenship:

China

Residence Address:

814 Parnell Place, Sunnyvale, California 94087

Post Office Address:

814 Parnell Place, Sunnyvale, California 94087

☐ Additional inventors are being named on the additional inventor sheet attached hereto.